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Abstract
Thermally assisted spin transfer torque [TAS + STT] is a new switching approach for magnetic tunnel junction [MTJ]
nanopillars that represents the best trade-off between data reliability, power efficiency and density. In this paper,
we present a compact model for MTJ switched by this approach, which integrates a number of physical models
such as temperature evaluation and STT dynamic switching models. Many experimental parameters are included
directly to improve the simulation accuracy. It is programmed in the Verilog-A language and compatible with the
standard IC CAD tools, providing an easy parameter configuration interface and allowing high-speed co-simulation
of hybrid MTJ/CMOS circuits.
Background
Spintronics is a very rapidly emerging area of R&D (Nobel
Prize 2007) that has the potential to impact significantly
on the future of all aspects of electronics beyond CMOS
[1]. Magnetic tunnel junctions [MTJ] is one of the most
promising spintronic devices for logic and memory appli-
cations, which combines magnetism and electronics and
promises high write/read speed, non-volatility, infinite
endurance etc. [2]. An MTJ is a nanopillar composed of
two ferromagnetic [FM] layers and one oxide thin barrier.
The Tunnel MagnetoResistance [TMR] phenomenon
exists in MTJs [3], which describes the different resistance
value RP and RAP corresponding to the parallel or anti-
parallel configuration of the relative magnetization orien-
tations of the two FM layers, respectively. For practical
applications, the magnetization direction of one FM layer
is pinned as reference and that of the other FM layer is
f r e et os t o r et h eb i n a r ys t a t e( s e eF i g u r e1 a ) .R e c e n t l y ,
TMR = RAP-RP/RP ratio was found to be more than 604%
by using the MgO oxide barrier [4] and this allows MTJ to
present excellent sensing performance.
Today, most of the R&D efforts in MTJ are focused on
its switching approaches, which are expected to be scal-
able, energy efficient, reliable and fast. A number of
approaches have been investigated since 2002, such as
thermally assisted switching [TAS] [5] and spin transfer
torque [STT] [6,7]. However all of them suffer from either
high power or stability issue and cannot meet the require-
ments for wide applications. Thermally assisted spin trans-
fer torque [TAS + STT] is an emerging approach [8,9],
which is based on the temperature dependence of
exchange bias storage principle [10], as used in TAS [5].
This switching mechanism involves applying a low current
through STT to raise the MTJ temperature above the
blocking temperature (Tb) of the antiferromagnetic layer
associated to the storage layer, resulting in a hysteresis
loop centred about zero (see Figure 1). Tb depends mainly
on the material composition (e.g. ~423K for IrMn and
~573K for PtMn). This method combines the advantages
of both TAS and STT technologies, giving the best trade-
off among data reliability, power efficiency, speed and
density. Unlike other nanodevices [11], MTJ can be easily
integrated with CMOS circuits [12]. Based on hybrid
MTJ/CMOS [13], innovative memory and logic circuits
are expected to provide high performance or new func-
tionalities beyond CMOS. A Spice-compatible efficient
compact model for MTJ is an essential requirement for
the hybrid MTJ/CMOS design and simulation.
Physical model integration
This compact model is based on our previous STT
MTJ model, which is composed of two sub-modules
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provided the original work is properly cited.representing respectively the sensing and switching
operations [14]. For sensing, the MTJ resistance and
TMR ratio are calculated to obtain respectively RP and
RAP [15]. For switching, the STT critical current, IC, cal-
culation model was implemented to obtain the hyster-
esis loop margin of storage layer [5]. The present model
offers an improvement over the previous work [14-17]
as it integrates the temperature evaluation and STT
dynamic switching models to describe the TAS + STT
switching approach. In order to optimise the simulation
speed, one of the most important performances for logic
and memory designs, some physical phenomena like the
oscillating effects during switching are omitted.
Temperature evaluation model
The temperature evaluation of MTJ depends on the form
and duration of switching current according to Equations
1 and 2 [17,18]. As square current pulses are often used
for logic and memory circuit design and simulation,
Equation 1 can be then simplified to Equations 3 and 4
to describe respectively the heating and cooling opera-
tions driven by a current pulse. This model allows simu-
lating the thermally assisted mechanism of TAS+STT
approach. An equivalent electrical circuit corresponding
to Equation 1 has been included to monitor the tempera-
ture evaluation of MTJ (see Figure 2a), which is based on
a simple resistor/capacitor circuit. By adding a multiplier
(M0) and an adder (A0), the temperature T can be
observed in real time through the voltage node Vtemp (i.e.
1V = 1K). The values of R0 and C0 are set as constant to
obtain τth calculated by Equation 2,
V × j
2λ/thick b
=( T − TR)+τth ×
dT
dt
(1)
τth =
Cv × thick s
2λ/thick b
(2)
where V is the voltage across MTJ nanopillar, l is
thermal conductivity of the thermal barrier, CV is heat
capacity per unit volume, j is current density, TR is
room temperature, thick_b is the thickness of thermal
barrier, thick_s is the total thickness of MTJ nanopillar
and τth is the characteristic heating/cooling time. This
leads to
Theat = TR +
V × j
2λ/thick b
×

1 − exp

−Dheat
τth

(3)
Figure 1 TAS + STT switching approach. (a) The MTJ nanopillar with two antiferromagnetic layers. (b) Bidirectional current switches the MTJ
between the parallel and anti-parallel state
Figure 2 Circuit implementation for modelling and simulation. (a) Equivalent electrical RC circuit of temperature evaluation model. (b) MTJ
switching circuit; either “Vg1” or “Vg2” is set to ‘1’ to generate the current Iswitch. RC, resistor/capacitor
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
−Dcool
τth

(4)
where Dheat is the heating current pulse duration, Dcool
is the cooling duration, and Theat and Tcool present
respectively temperature of MTJ during heating/cooling
operations.
Spin Transfer Torque (STT) dynamic switching model
STT dynamic switching behaviours are described by
Equations 5 and 6, which are crucial to simulate the
power and speed performances of hybrid MTJ/CMOS
circuits. Thermal fluctuations induce an initial angle Θ0
between the magnetization of the storage layer and its
easy axis [19], which is approximated by Equation 6.
High temperature increases Θ0 and then reduces the
STT switching duration, Dswitch. STT state reversal
depends on switching current value, Iswitch, which should
be higher than the critical current, IC. Dswitch can be lin-
early reduced down to according to nanosecond range
with high Iswitch [20]. This property is useful for the
design and simulation of hybrid MTJ/CMOS circuits
dedicated to logic applications, which require very high
speed (e.g. approximately gigahertz).
Dswitch =
1
α × γ0 × (μ0MS)
×
IC
Iswitch − IC
ln

π
2θ0

(5)
θ0 =

kBT
Hani × (μ0MS) × Vol
(6)
where Hani is in-plane uniaxial magnetic anisotropy
field, μ0Ms is saturation field in the storage layer, a is
Gilbert damping coefficient, g0 is the gyromagnetic con-
stant, Vol i st h ev o l u m eo fs t o r a g el a y e ra n dkB is the
Boltzmann constant.
Compact model simulation and validation
Co-simulation of Hybrid MTJ/CMOS circuit
This compact model has been developed in Verilog-A lan-
guage and implemented on Cadence Virtuoso CAD plat-
form [21]. Its default parameters correspond to a MTJ
nanopillar BiFe(10)/IrMn(6)/CoFeB(1)/MgO(0.85)/CoFeB
(3)/PtMn(6). Thanks to the graphical parameter configura-
tion of Verilog-A, MTJ can be set easily with different
material and process parameters. By using CMOS 65 nm
design-kit, a simple hybrid circuit (see Figure 2b) [22] has
been successfully simulated (see Figure 3), which validates
the functionalities and behaviours of this model. The vol-
tage pulse “Vg1” is activated at 40 ns and Iswitch begins to
heat the MTJ from ambient temperature. As its tempera-
ture reaches up to Tb2 after ~11.22 ns, the model com-
pares the Iswitch (approx 462.9 uA) with the STT critical
current IC (~150 uA) and switches the state of MTJ from
parallel [P] to anti-parallel [AP] state in about 6 ns accord-
ing to the STT dynamic model. As “Vg1” is deactivated,
MTJ begins to cool down to ambient temperature. The
state can be reversed from AP to P by activating the con-
trol signal “Vg2”, which generates Iswitch (approx-375.6uA).
The Iswitch values are asymmetric as a constant voltage
supply is used in the simulation (e.g. 1V) and the
Figure 3 Transient simulation of compact model. (a) and (b) Control signals activate the circuit to generate bidirectional currents. (c) MTJ is
switched between the P and AP. (d) Temperature evaluation. (e) The state of MTJ. P, parallel; AP, anti-parallel.
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RAP). It is important to note that the voltage pulse width
should be longer than Dheat+Dswitch to ensure the reliable
switching operation [5].
Power and die area estimation
The silicon area of this hybrid circuit is ~9.8 um
2 as the
width of NMOS transistors is set to 1 μmt op r o v i d e
Iswitch much higher than IC and reduce the duration
down to some nanoseconds. The whole switching opera-
tion of TAS + STT between the P and AP states dissi-
pates ~2.7pJ of energy.
Conclusions
In this paper, we present the first compact model for
MTJ nanopillar switching using the TAS+STT approach.
Transient simulations of a hybrid MTJ/CMOS circuit
validate its functionalities and demonstrate that it can
be useful to calculate the critical circuit performances
like speed, power and die area. The easy parameter
interface of the Verilog-A language allows us to analyse
the characteristics of MTJ with different materials, area
and thin film thickness etc. By using this model, a num-
ber of hybrid MTJ/CMOS complex circuits are under
investigation in our laboratory.
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